

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-056059

(43)Date of publication of application : 24.02.1998

(51)Int.Cl.

H01L 21/76
H01L 27/08

(21)Application number : 08-227783

(71)Applicant : NEC CORP

(22)Date of filing : 09.08.1996


(72)Inventor : MATSUMOTO NAOYA

(54) SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF

(57)Abstract:

PROBLEM TO BE SOLVED: To realize an element isolation structure composed of trenches different from each other in depth, a shallow trench and a deep trench provided inside the shallow trench, whereby a MOS transistor can be kept uniform in threshold voltage.

SOLUTION: An element isolation structure composed of trenches 21 and 22 different from each other in depth, a shallow trench 21 and a deep trench 22 provided inside the shallow trench 21, is provided to a silicon substrate 1, wherein a CVD SiO₂ film 2 fills the shallow trench 21, and a BPSG film 3 fills the deep trench 22. As a MOS transistor is isolated by a shallow trench filled with an impurity-free SiO₂ film, a diffusion layer is hardly formed near the shallow trench.



LEGAL STATUS

[Date of request for examination] 09.08.1996

[Date of sending the examiner's decision of rejection] 01.08.2000

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection] 2000-13778

[Date of requesting appeal against examiner's decision of rejection] 31.08.2000

[Date of extinction of right]